



High Speed Super Low Power SRAM

256k Word x 16 Bit

CS16LV41973

Cover Sheet and Revision Status

版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	-	07/12-2016	New issue	Hank Lin
2.0	20200019	12/29-2020	Revise ICC (operating current) 45ns- 20mA, 55ns- 20mA, 70ns- 15mA	Hank Lin
3.0	20230010	05/17-2023	Revise test conditions of TA for DC/AC electrical characteristics from 0°C~ 70°C to -40°C~ 85°C	Hank Lin



High Speed Super Low Power SRAM

256k Word x 16 Bit

CS16LV41973

GENERAL DESCRIPTION	1
FEATURES	1
Product Family	1
PIN CONFIGURATION	2
FUNCTIONAL BLOCK DIAGRAM	2
PIN DESCRIPTIONS	3
TRUTH TABLE	3
ABSOLUTE MAXIMUM RATINGS ⁽¹⁾	4
OPERATING RANGE	4
CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)	5
DC ELECTRICAL CHARACTERISTICS (TA = -40° ~85°C, Vcc=3.0)	5
DATA RETENTION CHARACTERISTICS (TA = -40° ~85°C, Vcc=3.0)	6
AC TEST CONDITIONS	7
KEY TO SWITCHING WAVEFORMS	7
AC TEST LOADS AND WAVEFORMS	7
AC ELECTRICAL CHARACTERISTICS (TA = -40° ~85°C ; Vcc=3.0V)	8
SWITCHING WAVEFORMS (READ CYCLE)	8
AC ELECTRICAL CHARACTERISTICS (TA = -40° ~85°C ; Vcc=3.0V)	9
SWITCHING WAVEFORMS (WRITE CYCLE)	10
ORDER INFORMATION	12
PACKAGE OUTLINE	13



High Speed Super Low Power SRAM

256k Word x 16 Bit

CS16LV41973

GENERAL DESCRIPTION

The CS16LV41973 is a high performance; high speed and super low power CMOS Static Random Access Memory organized as 262,144 words by 16bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed, super low power features and maximum access time of 45/55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable inputs (/CE1, CE2) and active LOW output enable (/OE).

The CS16LV41973 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS16LV41973 is available in JEDEC standard 44-pin TSOP 2 package and 48 ball TFBGA-6x8mm.


FEATURES

- Low operation voltage : 2.7 ~ 3.6V
- Ultra low power consumption :
 - operating current: 20mA (Max.) @ $t_{AA}=45\text{ns}$
 - standby current : 2uA (Typ.)
- Fast access time: 45/55/70ns (Max.)
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible, fully static operation
- Data retention supply voltage as low as 1.5V.
- Easy expansion with (/CE1, CE2) and /OE options.


Product Family

Product Family	Operating Temp	Vcc. Range (V)	Speed (ns)	Standby (Max)	Package Type
CS16LV41973	0~70°C	2.7~3.6	45/55/70	8 uA (Vcc = 3.6V)	44 TSOP 2-400mil
	-40~85°C				48 TFBGA_6x8mm Dice

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM





High Speed Super Low Power SRAM

256k Word x 16 Bit

CS16LV41973

PIN DESCRIPTIONS

Name	Type	Function
A0 – A17	Input	Address inputs for selecting one of the 262,144 x 16 bit words in the RAM
/CE1, CE2	Input	/CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and in a standby power down mode. The DQ pins will be in high impedance state when the device is deselected.
/WE	Input	The Write enable input is active LOW. It controls read and write operations. With the chip selected, when /WE is HIGH and /OE is LOW, output data will be present on the DQ pins, when /WE is LOW, the data present on the DQ pins will be written into the selected memory location.
/OE	Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when /OE is inactive.
/LB, /UB	Input	Lower byte and upper byte data input/output control pins.
DQ0~DQ15	I/O	These 16 bi-directional ports are used to read data from or write data into the RAM.
V _{CC}	Power	Power Supply
Gnd	Power	Ground

TRUTH TABLE

MODE	/CE1	CE2	/WE	/OE	/LB	/UB	DQ0~7	DQ8~15	V _{CC} Current
Standby	X	L	X	X	X	X	High Z	High Z	I _{CCSB} , I _{CCSB1}
	H	X	X	X	X	X			
Output Disabled	L	H	H	H	X	X	High Z	High Z	I _{CC}
			X	X	H	H			
Read	L	H	H	L	L	L	D _{OUT}	D _{OUT}	I _{CC}
					H	L	High Z	D _{OUT}	I _{CC}



High Speed Super Low Power SRAM

256k Word x 16 Bit

CS16LV41973

					L	H	D _{OUT}	High Z	I _{CC}
Write	L	H	L	X	L	L	D _{IN}	D _{IN}	I _{CC}
					H	L	X	D _{IN}	I _{CC}
					L	H	D _{IN}	X	I _{CC}

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Symbol	Parameter	Rating	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{BIAST}	Temperature Under Bias	-40 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	30	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	V _{CC}
Commercial	0~70°C	2.7V ~3.6V
Industrial	-40~85°C	2.7V ~ 3.6V

1. Overshoot : V_{CC} +2.0V in case of pulse width \leq 20ns.

2. Undershoot : - 2.0V in case of pulse width \leq 20ns.

3. Overshoot and undershoot are sampled, not 100% tested.



High Speed Super Low Power SRAM

256k Word x 16 Bit

CS16LV41973

CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
C _{IN}	Input Capacitance	V _{IN} =0V	6	pF
C _{DQ}	Input/Output Capacitance	V _{I/O} =0V	8	pF

This parameter is guaranteed, and not 100% tested.

DC ELECTRICAL CHARACTERISTICS (T_A = -40° ~85°C, V_{CC}=3.0)

Name	Parameter	Test Condition	MIN	TYP ⁽¹⁾	MAX	Unit
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾	V _{CC} =3.0V	-0.3		0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾	V _{CC} =3.0V	2.2		V _{CC} +0.3	V
I _{IL}	Input Leakage Current	V=MAX, V _{IN} =0 to V _{CC}	-1		1	uA
I _{OL}	Output Leakage Current	V _{CC} =MAX, /CE1=V _{IL} , or /OE=V _{IL} , or /WE=V _{IL} V _{IO} =0V to V _{CC}	-1		1	uA
V _{OL}	Output Low Voltage	V _{CC} =MAX, I _{OL} =2.1mA			0.4	V
V _{OH}	Output High Voltage	V _{CC} =MIN, I _{OH} = -1.0mA	2.4			V
I _{CC}	Operating Power Supply Current	/CE1=V _{IL} , I _{DQ} =0mA, F=F _{MAX} = 1/ t _{RC}	45ns 55ns 70ns		20 20 15	mA
I _{CCSB}	TTL Standby Supply	/CE1=V _{IH} , I _{DQ} =0mA,			0.3	mA
I _{CCSB1}	CMOS Standby Current	/CE1≥V _{CC} -0.2V, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤0.2V,		2	8	uA

1. Typical characteristics are at T_A = 25°C.



2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. F_{max} = 1/t_{RC}.

DATA RETENTION CHARACTERISTICS ($T_A = -40^\circ \sim 85^\circ C$, $V_{CC}=3.0$)

Name	Parameter	Test Condition	MIN	TYP ⁽¹⁾	MAX	Unit
V_{DR}	V_{CC} for Data Retention	$/CE1 \geq V_{CC}-0.2V$, $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	1.5			V
I_{CCDR}	Data Retention Current	$/CE1 \geq V_{CC}-0.2V$, $V_{CC}=1.5V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$		2	6	uA
T_{CDR}	Chip Deselect to Data Retention Time	Refer to Retention Waveform	0			ns
t_R	Operation Recovery Time		t_{RC} (2)			ns

1. $T_A = 25^\circ C$, 2. $t_{RC}(2)$ =Read Cycle Time





LOW V_{CC} DATA RETENTION WAVEFORM (1) (/CE1 Controlled)

LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)


AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	See FIGURE 1A and 1B

KEY TO SWITCHING WAVEFORMS

WAVEFORMS	INPUTS	OUTPUTS
____	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

LOW V_{cc} DATA RETENTION WAVEFORM (3) (/UB, /LB Controlled)

AC TEST LOADS AND WAVEFORMS

FIGURE 1A

FIGURE 1B

FIGURE 2


AC ELECTRICAL CHARACTERISTICS ($T_A = -40^\circ \sim 85^\circ C$; $V_{CC} = 3.0V$)


< READ CYCLE >

Parameter Name	Description	-45		-55		-70		Unit
		MIN.	MAX	MIN.	MAX	MIN.	MAX	
t_{RC}	Read Cycle Time	45		55		70		ns
t_{AA}	Address Access Time		45		55		70	ns
t_{ACS}	Chip Select Access Time (/CE)		45		55		70	ns
t_{BA}	Data Byte Control Access Time (/LB, /UB)		45		55		70	ns
t_{OE}	Output Enable to Output Valid		22		25		35	ns
t_{CLZ}	Chip Select to Output Low Z (/CE)	10		10		10		ns
t_{BZ}	Data Byte Control to Output Low Z (/LB, /UB)		5		5		5	ns
t_{OLZ}	Output Enable to Output in Low Z	5		5		5		ns
t_{CHZ}	Chip Deselect to Output in High Z (/CE)	0	18	0	20	0	25	ns
t_{BDO}	Data Byte Control to Output High Z (/LB, /UB)			18	0	20	0	25
t_{OHZ}	Output Disable to Output in High Z			18	0	20	0	25
t_{OH}	Out Disable to Address Change	10		10		10		ns

SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1



READ CYCLE 2

NOTES:

1. t_{HZ} and t_{OHZ} are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.


AC ELECTRICAL CHARACTERISTICS ($T_A = -40^\circ \sim 85^\circ\text{C}$; $V_{CC}=3.0\text{V}$)
< WRITE CYCLE >

Parameter Name	Description	-45		-55		-70		Unit
		MIN.	MAX	MIN.	MAX	MIN.	MAX	
t _{wc}	Write Cycle Time	45		55		70		ns
t _{cw}	Chip Select to End of Write	35		45		60		ns
t _{as}	Address Setup Time	0		0		0		ns
t _{aw}	Address Valid to End of Write	35		45		60		ns
t _{wp}	Write Pulse Width	35		40		50		ns
t _{wr1}	Write Recovery Time (/CE, /WE)	0		0		0		ns


t_{BW}	Data Byte Control to End of Write(/LB, /UB)	35		45		60		ns
t_{WHZ}	Write to Output in High Z		18		20		25	ns
t_{DW}	Data to Write Time Overlap	25		25		30		ns
t_{DH}	Data Hold from Write Time	0		0		0		ns
t_{OW}	End of Write to Output Active	5		5		5		ns

SWITCHING WAVEFORMS (WRITE CYCLE)


WRITE CYCLE1 (/WE Controlled)



WRITE CYCLE2 (/CE1, CE2 Controlled)




WRITE CYCLE3 (/UB, /LB Controlled)




NOTES:

1. A write occurs during the overlap (t_{WP}) of low /CE1, high CE2 and low /WE. A write begins when /CE1 goes low and /WE goes low with asserting /UB and /LB for double byte operation. A write ends at the earliest transition when /CE1 goes high, CE2 goes low and /WE goes high. The t_{WP} is measured from the beginning of the write to the end of write.
2. t_{CW} is measured from the /CE1 going low or CE2 going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. TWR applied in case a write ends as /CE1 or /WE going high or CE2 going low.

ORDER INFORMATION**CS16LV41973XXXXXX***Note: Package material code "P" & "R" meets RoHS*

PACKAGE OUTLINE

44L TSOP2-400MIL




SECTION A-A


Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.

SYMBOL UNIT	A	A1	A2	b	b1	c	c1	D	E	E1	e	L	L1	y	θ	
mm	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	—	0°
	Nom.	1.10	0.10	1.00	—	—	—	—	18.41	10.16	11.76	0.80	0.50	0.80	—	—
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	—	0°
	Nom.	0.0433	0.004	0.039	—	—	—	—	0.725	0.400	0.463	0.0315	0.0197	0.0315	—	—
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°

48 ball Mini BGA-6x8mm



BALL PITCH $e = 0.75$						
D	E	N	D1	E1	D2	E2
8.0	6.0	48	5.25	3.75	1.375	1.125



NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
4. TOLERANCES:
LINEAR : X.X - ± 0.1
X.XX = ± 0.05
X.XXX = ± 0.025