



# 16Mx16bit Synchronous DRAM (SDRAM)

CS56SD256

Cover Sheet and Revision Status				
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	20180001	Jan. 02-2018	New issue	Hank Lin



# 16Mx16bit Synchronous DRAM (SDRAM)

CS56SD256

---

1.	General Description .....	1
2.	Features .....	1
3.	Pin Configurations .....	2
3.1	Pin Descriptions .....	3
4.	Block Diagram .....	5
5.	Operation Mode .....	5
5.1	Commands .....	7
5.1.1	Bank Activate .....	7
5.1.2	BankPrecharge command .....	7
5.1.3	PrechargeAll command .....	8
5.1.4	Read command .....	8
5.1.5	Read and AutoPrecharge command .....	11
5.1.6	Write command .....	11
5.1.7	Write and AutoPrecharge command_(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A8= Column Address) .....	14
5.1.8	Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A11 = Register Data).....	14
5.1.8.1	Mode Register Bitmap .....	15
5.1.8.2	Burst Length Field (A2~A0) .....	16
5.1.8.3	Burst Type Field (A3) .....	16
5.1.8.4	Burst Definition, Addressing Sequence of Sequential and Interleave Mode .....	16
5.1.8.5	CAS Latency Field (A6~A4) .....	17
5.1.8.6	Test Mode field (A8~A7) .....	17
5.1.8.7	Write Burst Length (A9).....	18
5.1.9	No-Operation command .....	18
5.1.10	Burst Stop command.....	18
5.1.11	Device Deselect command (CS# = "H") .....	19
5.1.12	AutoRefresh command .....	19
5.1.13	SelfRefresh Entry command.....	19
5.1.14	SelfRefresh Exit command .....	20
5.1.15	Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L") .....	20



# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

5.1.16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H") .....	20
5.1.17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H") .....	20
5.1.17.1 Recommended D.C. Operating Conditions ( C-grade: TA = 0~70°C, I-grade: TA = -40~85°C) .....	21
5.1.17.2 D.C. Characteristics (VDD = 3.3V± 0.3V, C-grade: TA = 0~70°C, I-grade: TA = -40~85°C) .....	22
5.1.17.3 Electrical Characteristics and Recommended A.C. Operating Conditions (VDD = 3.3V± 0.3V, C-grade: TA = 0~70°C, I-grade: TA = -40~85°C) (Note: 5, 6, 7, 8) .....	23
<b>5.2 Timing Waveforms .....</b>	<b>25</b>
5.2.1 AC Parameters for Write Timing_(Burst Length=4) .....	25
5.2.2 AC Parameters for Read Timing_(Burst Length=2, CAS# Latency=2) .....	26
5.2.3 Auto Refresh_(Burst Length=4, CAS# Latency=2) .....	27
5.2.4 Power on Sequence and Auto Refresh.....	28
5.2.5 Self Refresh Entry & Exit Cycle .....	29
5.2.6 .....	30
5.2.6.1 Clock Suspension During Burst Read (Using CKE)_(Burst Length=4, CAS# Latency=2) .....	30
5.2.6.2 Clock Suspension During Burst Read (Using CKE)_(Burst Length=4, CAS# Latency=3) .....	31
5.2.7 Clock Suspension During Burst Write (Using CKE)_(Burst Length=4).....	32
5.2.8 Power Down Mode and Clock Suspension_(Burst Length=4, CAS# Latency=2) .....	33
5.2.9 .....	34
5.2.9.1 Random Column Read (Page within same Bank)_(Burst Length=4, CAS# Latency=2) .....	34
5.2.9.2 Random Column Read (Page within same Bank)_(Burst Length=4, CAS# Latency=3) .....	35
5.2.10 Random Column Write (Page within same Bank)_(Burst Length=4) .....	36
5.2.11 .....	37
5.2.11.1 Random Row Read (Interleaving Banks)_(Burst Length=8, CAS# Latency=2) .....	37
5.2.11.2 Random Row Read (Interleaving Banks)_(Burst Length=8, CAS# Latency=3) .....	38
5.2.12 Random Row Write (Interleaving Banks)_(Burst Length=8) .....	39
5.2.13 .....	40
5.2.13.1 Read and Write Cycle (Burst Length=4, CAS# Latency=2) .....	40
5.2.13.2 Read and Write Cycle (Burst Length=4, CAS# Latency=3) .....	41
5.2.14 .....	42
5.2.14.1 Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2) .....	42
5.2.14.2 Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3).....	43
5.2.15 Interleaved Column Write Cycle (Burst Length=4) .....	44
5.2.16 .....	45



# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

---

5.2.16.1 Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2).....	45
5.2.16.2 Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3).....	46
5.2.17 Auto Precharge after Write Burst (Burst Length=4) .....	47
5.2.18 .....	48
5.2.18.1 Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2).....	48
5.2.18.2 Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3).....	49
5.2.19 Full Page Write Cycle (Burst Length=Full Page).....	50
5.2.20 Byte Read and Write Operation (Burst Length=4, CAS# Latency=2) .....	51
5.2.21 Random Row Read (Interleaving Banks)_(Burst Length=4, CAS# Latency=2) .....	52
5.2.22 Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2).....	53
5.2.23 Full Page Random Column Write (Burst Length=Full Page) .....	54
5.2.24 Precharge Termination of a Burst_(Burst Length=4, 8 or Full Page, CAS# Latency=3).....	55
<b>6. Order Information .....</b>	<b>55</b>
<b>7. Package Outline Dimensions:.....</b>	<b>56</b>



### 1. General Description

The CS56SD256 SDRAM is a high-speed CMOS synchronous DRAM containing 256 Mbits. It is internally configured as 4 Banks of 4M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The CS56SD256 provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications.

### 2. Features

- Fast access time from clock: 5/ 5.4 ns
- Fast clock rate: 166/143 MHz
- Fully synchronous operation
- Internal pipelined architecture
- 4M word x 16-bit x 4-bank
- CKE power down mode
- Single +3.3V  $\pm$  0.3V power supply
- Interface: LVTTTL
- Packages: 54-pin TSOP2-400mil
- Programmable Mode registers
  - CAS Latency: 2, or 3
  - Burst Length: 1, 2, 4, 8, or full page
  - Burst Type: Sequential or Interleaved
  - Burst stop function
- Auto Refresh and Self Refresh
- 8192 refresh cycles/64ms
- Operation Temperature:
  - Industrial grade: TA= -40~85°C
  - Commercial grade: TA = 0~70°C



# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

- KEYTIMING PARAMETERS

CS56SD64		-6	-7	unit
tCK3	Clock Cycle time(min.)	6	7	ns
tAC3	Access time from CLK(max.)	5	5.4	
tRAS	Row Active time(min.)	42	42	
tRC	Row Cycle time(min.)	60	63	

### 3. Pin Configurations

54L TSOP2-400mil

VDD	1	54	VSS
DQ0	2	53	DQ15
VDDQ	3	52	VSSQ
DQ1	4	51	DQ14
DQ2	5	50	DQ13
VSSQ	6	49	VDDQ
DQ3	7	48	DQ12
DQ4	8	47	DQ11
VDDQ	9	46	VSSQ
DQ5	10	45	DQ10
DQ6	11	44	DQ9
VSSQ	12	43	VDDQ
DQ7	13	42	DQ8
VDD	14	41	VSS
LDQM	15	40	NC
WE#	16	39	UDQM
CAS#	17	38	CLK
RAS#	18	37	CKE
CS#	19	36	A12
BA0	20	35	A11
BA1	21	34	A9
A10/AP	22	33	A8
A0	23	32	A7
A1	24	31	A6
A2	25	30	A5
A3	26	29	A4
VDD	27	28	VSS



### 3.1 Pin Descriptions

Symbol	Type	Description															
CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.															
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. CKE is synchronous except after the device enters Power Down and Self Refresh modes, where CKE becomes asynchronous until exiting the same mode. The input buffers, including CLK, are disabled during Power Down and Self Refresh modes, providing low standby power.															
BA0,BA1	Input	Bank Activate: BA0, BA1 input select the bank for operation.															
		<table border="1"> <thead> <tr> <th>BA1</th> <th>BA0</th> <th>Select Bank</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>BANK #A</td> </tr> <tr> <td>0</td> <td>1</td> <td>BANK #B</td> </tr> <tr> <td>1</td> <td>0</td> <td>BANK #C</td> </tr> <tr> <td>1</td> <td>1</td> <td>BANK #D</td> </tr> </tbody> </table>	BA1	BA0	Select Bank	0	0	BANK #A	0	1	BANK #B	1	0	BANK #C	1	1	BANK #D
		BA1	BA0	Select Bank													
		0	0	BANK #A													
		0	1	BANK #B													
1	0	BANK #C															
1	1	BANK #D															
A0-A12	Input	Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A8 with A10 defining Auto Precharge) to select one location out of the 4M available in the respective bank. During a Precharge command, A10 is sampled to determine if all banks are to be precharged (A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set command.															
CS#	Input	Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external bank selection on systems with multiple banks. It is considered part of the command code.															




# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

RAS#	Input	Row Address Strobe: The RAS# signal defines the operation commands in conjunction with the CAS# and WE# signals and is latched at the positive edges of CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either the Bank Activate command or the Precharge command is selected by the WE# signal. When the WE# is asserted "HIGH," the Bank Activate command is selected and the bank designated by BA is turned on to the active state. When the WE# is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS#	Input	Column Address Strobe: The CAS# signal defines the operation commands in conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started by asserting CAS# "LOW." Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH."
WE#	Input	Write Enable: The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select the BankActivate or Precharge command and Read or Write command.
LDQM, UDQM	Input	Data Input/Output Mask: Controls output buffers in read mode and masks Input data in write mode.
DQ0-DQ15	Input / Output	Data I/O: The DQ0-15 input and output data are synchronized with the positive edges of CLK. The I/Os are maskable during Reads and Writes.
NC/RFU	-	No Connect: These pins should be left unconnected.
VDDQ	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity. ( 3.3V±0.3V )
VSSQ	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity. ( 0 V )
VDD	Supply	Power Supply: +3.3V ±0.3V
VSS	Supply	Ground



### 4. Block Diagram



### 5. Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4 shows the truth table for the operation commands.



# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

Truth Table (Note 1, 2)

Command	State	CKEn-1	CKEn	DQM	BA0,1	A10	A0-9,11-12	CS#	RAS#	CAS#	WE#
BankActivate	Idle <sup>(3)</sup>	H	X	X	V	Row address		L	L	H	H
BankPrecharge	Any	H	X	X	V	L	X	L	L	H	L
PrechargeAll	Any	H	X	X	X	H	X	L	L	H	L
Write	Active <sup>(3)</sup>	H	X	V	V	L	Column address	L	H	L	L
Write and AutoPrecharge	Active <sup>(3)</sup>	H	X	V	V	H		L	H	L	L
Read	Active <sup>(3)</sup>	H	X	V	V	L	Column address	L	H	L	H
Read and Autoprecharge	Active <sup>(3)</sup>	H	X	V	V	H		L	H	L	H
Mode Register Set	Idle	H	X	X	OP code			L	L	L	L
No-Operation	Any	H	X	X	X	X	X	L	H	H	H
Burst Stop	Active <sup>(4)</sup>	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
AutoRefresh	Idle	H	H	X	X	X	X	L	L	L	H
SelfRefresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
SelfRefresh Exit	Idle	L	H	X	X	X	X	H	X	X	X
	(SelfRefres							L	H	H	H
Clock Suspend Mode Entry	Active	H	L	X	X	X	X	H	X	X	X
								L	V	V	V
Power Down Mode Entry	Any <sup>(5)</sup>	H	L	X	X	X	X	H	X	X	X
								L	H	H	H
Clock Suspend Mode Exit	Active	L	H	X	X	X	X	X	X	X	X
Power Down Mode Exit	Any (PowerDow	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Data Write/Output Enable	Active	H	X	L	X	X	X	X	X	X	X
Data Mask/Output Disable	Active	H	X	H	X	X	X	X	X	X	X

Note:


1. V=Valid, X=Don't Care L=Low level H=High level
2. CKEn signal is input level when commands are provided.  
CKEn-1 signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BA signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.  
When this command is asserted in the burst cycle, device state is clock suspend mode.

### 5.1 Commands

#### 5.1.1 Bank Activate

(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A12 = Row Address)

The BankActivate command activates the idle bank designated by the BA0, 1 signals. By latching the row address on A0 to A12 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of  $t_{RCD}$  (min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by  $t_{RC}$  (min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the two banks.  $t_{RRD}$  (min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.



Bank Activate Command Cycle (Burst Length = n)

#### 5.1.2 BankPrecharge command

(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)

The BankPrecharge command precharges the bank designated by BA signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after  $t_{RAS}$  (min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by  $t_{RAS}$  (max.). Therefore, the precharge function must be performed in any active bank within  $t_{RAS}$  (max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.



### 5.1.3 PrechargeAll command


(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don't care, A10 = "H", A0-A9, A11 and A12 = Don't care)

The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

### 5.1.4 Read command

(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A7 = Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least  $t_{RCD}$  (min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)

The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).




# 16Mx16bit Synchronous DRAM (SDRAM)

CS56SD256




Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)


The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.



Read to Write Interval (Burst Length  $\geq$  4, CAS# Latency = 2)




Read to Write Interval (Burst Length  $\geq 4$ , CAS# Latency = 2)



Read to Write Interval (Burst Length  $\geq 4$ , CAS# Latency = 3)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank. The following figure shows the optimum time that BankPrecharge/ PrechargeAll command is issued in different CAS latency.



Read to Precharge (CAS# Latency = 2, 3)

### 5.1.5 Read and AutoPrecharge command

(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A8 = Column Address)


The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of  $\{t_{RP}(\text{min.}) + \text{burst length}\}$ . At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

### 5.1.6 Write command

(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A8 = Column Address)


The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least  $t_{RCD}(\text{min.})$  before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command.

Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).



Burst Write Operation (Burst Length = 4)


A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).



Write Interrupted by a Write (Burst Length = 4)


The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.





Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued  $m$  cycles after the clock edge in which the last data-in element is registered, where  $m$  equals  $t_{WR}/t_{CK}$  rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).




**Note:** The LDQM/UDQM can remain low in this example if the length of the write burst is 1 or 2.

Write to Precharge

### 5.1.7 Write and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A8= Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command can not occur within a time delay of  $\{(burst\ length - 1) + t_{WR} + t_{RP} (min.)\}$ . At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.




Burst Write with Auto-Precharge (Burst Length = 2)

### 5.1.8 Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A11 = Register Data)


The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins A0~ A12 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.



### 5.1.8.1 Mode Register Bitmap



Note: RFU (Reserved for future use) should stay "0" during MRS cycle.



Mode Register Set Cycle



### 5.1.8.2 Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

#### Burst Length Field

A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Full Page

### 5.1.8.3 Burst Type Field (A3)

The Burst Type can be one of two modes, Interleave Mode or Sequential Mode.

#### Burst Type Field

A3	Burst Type
0	Sequential
1	Interleave

### 5.1.8.4 Burst Definition, Addressing Sequence of Sequential and Interleave Mode

#### Burst Definition

Burst Length	Start Address			Sequential	Interleave
	A2	A1	A0		
2	X	X	0	0, 1	0, 1
	X	X	1	1, 0	1, 0
4	X	0	0	0, 1, 2, 3	0, 1, 2, 3
	X	0	1	1, 2, 3, 0	1, 0, 3, 2
	X	1	0	2, 3, 0, 1	2, 3, 0, 1
	X	1	1	3, 0, 1, 2	3, 2, 1, 0



# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

8	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full page	location = 0-511		n, n+1, n+2, n+3, ...511, 0, 1, 2, ... n-1, n, ...	Not Support	

### 5.1.8.5 CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field.

$$t_{CAC}(\min) \leq \text{CAS Latency} \times t_{CK}$$

#### CAS Latency Field

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	X	X	Reserved

### 5.1.8.6 Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

#### Test Mode

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	X	Vendor Use Only

### 5.1.8.7 Write Burst Length (A9)

This bit is used to select the write burst mode. When the A9 bit is "0", the Burst-Read-Burst-Write mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.

Write Burst Length

A9	Write Burst Mode
0	Burst-Read-Burst-Write
1	Burst-Read-Single-Write

Note: A10 and BA0,1 should stay "L" during mode set cycle.

### 5.1.9 No-Operation command


(RAS# = "H", CAS# = "H", WE# = "H")

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.


### 5.1.10 Burst Stop command

(RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS latency (refer to the following figure). The termination of a write burst is shown in the following figure.



Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)



Termination of a Burst Write Operation (Burst Length = X)

### 5.1.11 Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No operation command.

### 5.1.12 AutoRefresh command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", , A0-A11 = Don't care)

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms. The time required to complete the auto refresh operation is specified by  $t_{RC}(\text{min.})$ . To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement,  $t_{RP}(\text{min.})$ , must be met before successive auto refresh operations are performed.

### 5.1.13 SelfRefresh Entry command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A11 = Don't care)

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption.



The SDRAM may remain in

SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).

### 5.1.14 SelfRefresh Exit command

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for  $t_{XSR}(\text{min.})$  because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

### 5.1.15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

### 5.1.16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state.  $t_{PDE}(\text{min.})$  is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

### 5.1.17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.





# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

### Absolute Maximum Rating.

Symbol	Item	Values	Unit	Note
VIN, VOUT	Input, Output Voltage	-1.0 ~ 4.6	V	1
VDD, VDDQ	Power Supply Voltage	-1.0 ~ 4.6	V	1
TA	Ambient Temperature	C-grade: 0~70	°C	1
		I-grade: -40~85		
TSTG	Storage Temperature	-55 ~ 150	°C	1
TSOLDER	Soldering Temperature (10 Seconds)	260	°C	1
PD	Power Dissipation	1	W	1
IOS	Short Circuit Output Current	50	mA	1

### 5.1.17.1 Recommended D.C. Operating Conditions ( C-grade: T<sub>A</sub> = 0~70°C, I-grade: T<sub>A</sub> = -40~85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
VDD	Power Supply Voltage	3.0	3.3	3.6	V	2
VDDQ	Power Supply Voltage(for I/O Buffer)	3.0	3.3	3.6	V	2
VIH	LVTTTL Input High Voltage	2.0	3.0-	VDDQ+0.3	V	2
VIL	LVTTTL Input Low Voltage	-0.3	-	0.8	V	2
IIL	Input Leakage Current ( 0V≤VIN≤VDD, All other pins not under test = 0V )	-10	-	10	uA	
IOL	Output Leakage Current Output disable, 0V≤VOUT≤VDDQ)	-10	-	10	uA	
VOH	LVTTTL Output "H" Level Voltage ( IOUT = -2mA )	2.4	-	-	V	
VOL	LVTTTL Output "L" Level Voltage ( IOUT = 2mA )	-	-	0.4	V	

### Capacitance (VDD = 3.3V, f = 1MHz, T<sub>A</sub> = 25°C)

Symbol	Parameter	Min.	Max.	Unit
CI	Input Capacitance	1	4	pF
CI/O	Input/Output Capacitance	4	6	pF

Note: These parameters are periodically sampled and are not 100% tested.



# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

### 5.1.17.2 D.C. Characteristics (VDD = 3.3V± 0.3V, C-grade: TA = 0~70°C, I-grade: TA = -40~85°C)

Description/Test condition	Symbol	-6l	-7l	Unit	Note
		Max.			
Operating Current tRC ≥ tRC(min), Outputs Open One bank active	IDD1	60	55	mA	3
Precharge Standby Current in non-power down mode tCK = 15ns, CS# ≥ VIH(min), CKE ≥ VIH Input signals are changed every 2clks	IDD2N	30	30		
Precharge Standby Current in non-power down mode tCK = ∞, CLK ≤ VIL(max), CKE ≥ VIH	IDD2NS	18	18		
Precharge Standby Current in power down mode tCK = 15ns, CKE ≤ VIL(max)	IDD2P	2	2		
Precharge Standby Current in power down mode tCK = ∞, CKE ≤ VIL(max)	IDD2PS	2	2		
Active Standby Current in non-power down mode tCK = 15ns, CKE ≥ VIH(min), CS# ≥ VIH(min) Input signals are changed every 2clks	IDD3N	40	40		
Active Standby Current in non-power down mode CKE ≥ VIH(min), CLK ≤ VIL(max), tCK = ∞	IDD3NS	40	40		
Operating Current (Burst mode) tCK = tCK(min), Outputs Open, Multi-bank interleave	IDD4	62	60		3, 4
Refresh Current tRC ≥ tRC(min)	IDD5	80	75		3
Self Refresh Current CKE ≤ 0.2V ; for other inputs VIH ≥ VDD - 0.2V, VIL ≤ 0.2V	IDD6	2	2		



# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

### 5.1.17.3 Electrical Characteristics and Recommended A.C. Operating Conditions (VDD = 3.3V±0.3V, C-grade: TA = 0~70°C, I-grade: TA = -40~85°C) (Note: 5, 6, 7, 8)

Symbol	A.C. Parameter	-6		-7		Unit	Note	
		Min.	Max.	Min.	Max.			
tRC	Row cycle time (same bank)	60	-	63	-	ns		
tRFC	Refresh cycle time	60	-	63	-			
tRCD	RAS# to CAS# delay (same bank)	18	-	21	-			
tRP	Precharge to refresh/row activate command (same bank)	18	-	21	-			
tRRD	Row activate to row activate delay (different banks)	12	-	14	-			
tMRD	Mode register set cycle time	12	-	14	-			
tRAS	Row activate to precharge time (same bank)	42	120K	42	120K			
tWR	Write recovery time	12	-	14	-			
tCK	Clock cycle time	CL* = 2	10	-	10		-	9
		CL* = 3	6	-	7		-	
tCH	Clock high time	2	-	2.5	-		10	
tCL	Clock low time	2	-	2.5	-		10	
tAC	Access time from CLK (positive edge)	CL* = 2	-	6	-		6	10
		CL* = 3	-	5	-		5.4	
tOH	Data output hold time	2.5	-	2.5	-		9	
tLZ	Data output low impedance	0	-	0	-			
tHZ	Data output high impedance	-	5	-	5.4		8	
tIS	Data/Address/Control Input set-up time	1.5	-	1.5	-	10		
tIH	Data/Address/Control Input hold time	0.8	-	0.8	-	10		
tPDE	Power Down Exit set-up time	tIS+tCK	-	tIS+tCK	-			
tREFI	Average Refresh interval time	-	7.8	-	7.8	μs		
tXSR	Exit Self-Refresh to any Command	tRC+tIS	-	tRC+tIS	-	ns		

\* CL is CAS Latency.


Note:

1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to VSS. VIH (Max) = 4.6V for pulse width ≤ 3ns. VIL (Min) = -1.0V for pulse width ≤ 3ns.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and tRC. Input signals are changed one time during every 2 tCK.
4. These parameters depend on the output loading. Specified values are obtained with the output open.


5. Power-up sequence is described in Note 11.
6. A.C. Test Conditions

### LVTTTL Interface

Reference Level of Output Signals	1.4V / 1.4V
Output Load	Reference to the Under Output Load (B)
Input Signal Levels	2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals	1ns
Reference Level of Input Signals	1.4V



LVTTTL D.C. Test Load (A)



LVTTTL A.C. Test Load (B)

7. Transition times are measured between VIH and VIL. Transition (rise and fall) of input signals are in a fixed slope (1 ns).
8. tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
9. If clock rising time is longer than 1 ns,  $(tR / 2 - 0.5)$  ns should be added to the parameter.
10. Assumed input rise and fall time tT (tR & tF) = 1 ns. If tR or tF is longer than 1 ns, transient time compensation should be considered, i.e.,  $[(tr + tf)/2 - 1]$  ns should be added to the parameter.
11. Power up Sequence


Power up must be performed in the following sequence.

- 1.) Power must be applied to VDD and VDDQ (simultaneously) when CKE= "L", DQM= "H" and all input signals are held "NOP" state.
- 2.) Start clock and maintain stable condition for minimum 200ns, then bring CKE="H" and, it is recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
- 3.) All banks must be precharged.
- 4.) Mode Register Set command must be asserted to initialize the Mode register.
- 5.) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.


\* The Auto Refresh command can be issue before or after Mode Register Set command




### 5.2.2 AC Parameters for Read Timing\_(Burst Length=2, CAS# Latency=2)



### 5.2.3 Auto Refresh\_(Burst Length=4, CAS# Latency=2)




### 5.2.4 Power on Sequence and Auto Refresh





### 5.2.5 Self Refresh Entry & Exit Cycle



Note: To Enter SelfRefresh Mode

1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in SelfRefresh mode as long as CKE stays "low".
4. Once the device enters SelfRefresh mode, minimum  $t_{RAS}$  is required before exit from SelfRefresh.

To Exit SelfRefresh Mode

5. System clock restart and be stable before returning CKE high.
6. Enable CKE and CKE should be set high for valid setup time and hold time.
7. CS# starts from high.
8. Minimum  $t_{XSR}$  is required after CKE going high to complete SelfRefresh exit.




# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

- 9. 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.

### 5.2.6

#### 5.2.6.1 Clock Suspension During Burst Read (Using CKE)\_(Burst Length=4, CAS# Latency=2)






# 16Mx16bit Synchronous DRAM (SDRAM)


## CS56SD256

### 5.2.6.2 Clock Suspension During Burst Read (Using CKE)\_ (Burst Length=4, CAS# Latency=3)






### 5.2.7 Clock Suspension During Burst Write (Using CKE)\_ (Burst Length=4)






### 5.2.8 Power Down Mode and Clock Suspension\_(Burst Length=4, CAS# Latency=2)



### 5.2.9

#### 5.2.9.1 Random Column Read (Page within same Bank)\_(Burst Length=4, CAS# Latency=2)






# 16Mx16bit Synchronous DRAM (SDRAM)


## CS56SD256

### 5.2.9.2 Random Column Read (Page within same Bank)\_(Burst Length=4, CAS# Latency=3)





### 5.2.10 Random Column Write (Page within same Bank)\_ (Burst Length=4)








# 16Mx16bit Synchronous DRAM (SDRAM)

CS56SD256

## 5.2.11

### 5.2.11.1 Random Row Read (Interleaving Banks)\_ (Burst Length=8, CAS# Latency=2)







# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

### 5.2.11.2 Random Row Read (Interleaving Banks)\_(Burst Length=8, CAS# Latency=3)




### 5.2.12 Random Row Write (Interleaving Banks)\_(Burst Length=8)




### 5.2.13

#### 5.2.13.1 Read and Write Cycle (Burst Length=4, CAS# Latency=2)




### 5.2.13.2 Read and Write Cycle (Burst Length=4, CAS# Latency=3)



### 5.2.14

#### 5.2.14.1 Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)






# 16Mx16bit Synchronous DRAM (SDRAM)


CS56SD256

## 5.2.14.2 Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)





### 5.2.15 Interleaved Column Write Cycle (Burst Length=4)








# 16Mx16bit Synchronous DRAM (SDRAM)

CS56SD256

## 5.2.16

### 5.2.16.1 Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)







# 16Mx16bit Synchronous DRAM (SDRAM)

## CS56SD256

### 5.2.16.2 Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)




### 5.2.17 Auto Precharge after Write Burst (Burst Length=4)



### 5.2.18


#### 5.2.18.1 Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)








### 5.2.19 Full Page Write Cycle (Burst Length=Full Page)



### 5.2.20 Byte Read and Write Operation (Burst Length=4, CAS# Latency=2)






# 16Mx16bit Synchronous DRAM (SDRAM)

CS56SD256

## 5.2.21 Random Row Read (Interleaving Banks)\_(Burst Length=4, CAS# Latency=2)








# 16Mx16bit Synchronous DRAM (SDRAM)


## CS56SD256

### 5.2.22 Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)





### 5.2.23 Full Page Random Column Write (Burst Length=Full Page)






# 16Mx16bit Synchronous DRAM (SDRAM)


CS56SD256

## 5.2.24 Precharge Termination of a Burst\_(Burst Length=4, 8 or Full Page, CAS# Latency=3)




## 6. Order Information

# CS56SD256X X - X



### 7. Package Outline Dimensions:

- 54L TSOP2-400mil



SYMBOL		A	A1	A2	b	b1	c	c1	D	E	E1	e	L	L1	y	θ
UNIT																
mm	Min.	-	0.05	0.95	0.30	0.30	0.12	0.12	22.12	10.06	11.56	0.70	0.40	0.70	-	0°
	Nom.	-	0.10	1.00	-	-	-	-	22.22	10.16	11.76	0.80	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	22.32	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	-	0.002	0.037	0.012	0.012	0.005	0.005	0.871	0.396	0.455	0.028	0.016	0.028	-	0°
	Nom.	-	0.004	0.039	-	-	-	-	0.875	0.400	0.463	0.031	0.020	0.031	-	-
	Max.	0.047	0.006	0.041	0.018	0.016	0.008	0.006	0.879	0.404	0.471	0.035	0.024	0.035	0.004	8°